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Metal-oxide-semiconductor field-effect transistors (MOSFET’s) using atomic-layer-deposited
(ALD) Al2O3 as the gate dielectric are fabricated on the Si/Si1−xGex heterostructures. The
low-temperature carrier density of a two-dimensional electron system (2DES) in the strained Si
quantum well can be controllably tuned from 2.5×1011cm−2 to 4.5×1011cm−2, virtually without
any gate leakage current. Magnetotransport data show the homogeneous depletion of 2DES under
gate biases. The characteristic of vertical modulation using ALD dielectric is shown to be better
than that using Schottky barrier or the SiO2 dielectric formed by plasma-enhanced chemical-vapor-
deposition(PECVD).
PACS numbers:
Atomic layer deposition (ALD) is a surface controlled
layer-by-layer process for the deposition of thin films with
atomic layer accuracy. A variety of ALD oxides, such as
Al2O3, has been intensively studied as high-k gate di-
electrics for microelectronic device applications[1]. Simi-
lar to SiO2 and Si3N4, Al2O3 can significantly reduce the
gate leakage current of metal-oxide-semiconductor field-
effect-transistors (MOSFET’s). Al2O3 offers additional
advantages of a large band gap (9eV), high dielectric con-
stant (k∼8.6-10), high breakdown field (107V/cm), and
thermal stability (amorphous up to at least 1000oC). Fur-
thermore, it can be easily removed by wet-etching and is
robust against interfacial reactions and moisture absorp-
tion. On the other hand, the research of ALD Al2O3
as the gate dielectric on high mobility two-dimensional
electron system (2DES) has been sparse. A device using
the ALD Al2O3 as gate dielectric, taking full advantage
of its high permittivity, low defect density, high unifor-
mity, conformal step coverage and moderate growth con-
ditions, can be expected to cause least degradation on
the quality of the 2DES and provide physical conditions
to study yet unexplored low-temperature 2D electronic
phenomena. Therefore, work combining ALD and high
mobility 2DES would fill the existing gap in ALD applica-
tions between basic physics research and state-of-the-art
microelectronic device research.
Among the various high mobility 2DES’s, the system
of electrons confined to the strained Si quantum well in
the Si/SiGe heterostructure has emerged as a promising
system for the study of 2D electron physics due to its
increasing sample quality[2]. Very high electron mobil-
ity (∼500,000 cm2/Vs) was reported in this system and
strong electron-electron interaction physics phenomena,
such as the fractional quantum Hall effect (FQHE)[3, 4]
and the 2D metal-insulator transition (MIT)[5, 6, 7],
have been observed. However, the vertical modulation on
high mobility n-type Si/SiGe proves to be a formidable
task due to the difficulty of fabricating a functional field-
effect transistor on the heterostructure material. Schot-
tky gate suffers large gate leakage current and only a
limited density tuning range can be achieved[8, 9]. At
first glance, SiO2 is the best choice for the gate dielectric.
Unfortunately, conventional high temperature oxidation
is not amenable to grow SiO2 on modulation doped
heterostructures, which are grown at much lower tem-
peratures. Low temperature plasma-enhanced chemical-
vapor-deposition (PECVD) grown SiO2 has relative poor
quality, i.e., a large amount of traps in bulk SiO2 and at
the SiO2/Si interface, compared to thermally oxidized
SiO2. In a previous study, a layer of PECVD oxide with
thickness less than 100nm cannot prevent a leakage path
from the gate to the 2D plane[6]. The low quality of this
dielectric, mainly due to the large amount of charged
traps inside the SiO2, results in a slow response of the
2DES to the gate bias. As a result, a new gate dielec-
tric material with better electrical properties is needed
to modulate the high mobility 2DES in the strained Si
quantum well.
In this letter, we report a novel Si/SiGe FET structure
using 100nm ALD Al2O3 as the gate dielectric. The low-
temperature magnetotransport data show that the 2D
carrier density n can be homogeneously depleted from
∼ 4.0 × 1011cm−2 to below 2.5 × 1011cm−2 with a few
volts of gate bias (VG) and virtually zero gate leakage
current (Ileak). The observed instantaneous response of
the 2DES to the change of VG at T = 0.3K and a linear
n vs. VG relation manifests the high quality of the ALD
dielectric. Results from similar FET structures using ei-
ther Pd Schottky gate or the PECVD SiO2 as the gate
oxide are listed for comparison and the advantage of em-
ploying ALD Al2O3 as a gate dielectric is demonstrated.
Figure 1 shows the device structure of the fabricated
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FIG. 1: Schematic view of an n-channel Si/SiGe MOSFET
with ALD-grown Al2O3 as gate dielectric. The thickness of
the oxide layer is 100nm.
n-Si/SiGe MOSFET. The starting material (with an
as-grown electron density n=4.4×1011cm−2 and mobil-
ity µ=8.0×104cm2/Vs) is a modulation doped n-type
Si/Si1−xGex heterostructure grown by molecular-beam
epitaxy(MBE). On top of the 100nm Si buffer grown
on a p-Si substrate, the relaxed SiGe buffer is realized
by a graded layer of 0.5µm Si1−xGex with the Ge mole
fraction x varying from 0 to 0.27. A layer of 2.5µm
Si0.75Ge0.25 is then grown, followed by a 15nm strained
Si channel, a 12nm intrinsic Si0.75Ge0.25 spacer, a 20nm
doping layer, a 45nm Si0.75Ge0.25, and a 10nm Si cap
layer. After etched into a 100µm×320µm Hall bar, the
sample was transferred ex situ to an ASM Pulsar2000TM
ALD module. A 100nm-thick Al2O3 layer was deposited
at a substrate temperature of 300oC. The oxide on the
contact regions was removed by diluted HF and Ohmic
contacts were formed by thermal evaporation of 1%Sb
doped Au and 370oC anneal in a forming-gas ambient.
The front gate was then formed by thermal evaporation
of a Cr/Au layer and lift-off process. After FET fabri-
cation, the sample density and mobility were degraded
to n=3.9×1011cm−2 and µ=5.7×104cm2/Vs at zero gate
bias. The sample was mounted in a pumped He3 refrig-
erator at the base temperature of T = 0.3K. Standard
low-frequency (∼7Hz) lock-in techniques were employed
to measure the diagonal resistivity ρxx and the Hall re-
sistance ρxy. A low excitation current, 10nA, was used
throughout the experiments.
Figure 2 shows a low temperature magnetotrans-
port trace taken at VG=-1.0V (n=3.4×10
11cm−2 and
µ=2.5×104cm2/Vs). The appearance of integer quantum
Hall states at Landau level filling factors ν=2, 4, 6, 8 ...
as both minima in ρxx and plateaus in ρxy demonstrates
the high quality of the 2DES under gating. The fact that
ν changes by an even number is due to the remaining two-
fold valley degeneracy in the strained Si system, with a
valley-valley splitting too small to be resolved here in the
presence of disorder broadening.
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FIG. 2: Longitudinal resistivity ρxx and Hall resistivity ρxy as
a function of magnetic field at T = 0.3K, with an applied front
gate voltage VG = -1.0V. The electron density and mobility
are 3.4×1011cm−2 and 2.5×104cm2/Vs, respectively. Major
Integer Quantum Hall states are indicated by arrows. The
excitation current Ids is 10nA.
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FIG. 3: The four-terminal resistance and the gate leakage
current as a function of the gate bias. The inset shows the
instantaneous response of 2DES to VG.
Figure 3 illustrates the excellent performance of the
ALD Al2O3 as a gate dielectric. As the gate voltage is
swept from -2.5V to 2.5V, virtually no leakage current is
detected and no hysteresis for up and down gate sweeps.
However, when the 2DES was depleted into the insu-
lating regime (for V<-2.5V and ρ≥h/e2), hysteresis in
gate sweep was seen, presumably due to the breakdown
of screening. More remarkably, as shown in the inset
of Figure 3, the 2DES responses to the applied VG in-
stantaneously and ρ stays constant as the gate bias stops
sweeping, in sharp contrast to the case with low-quality
PECVD SiO2 as the gate dielectric[6].
To further compare the property of ALD dielectric to
that of other gating materials on Si/SiGe, samples with
either a Pd Schottky gate or a PECVD SiO2 gate di-
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FIG. 4: Carrier density n vs. VG for (a) the 100nm ALD
Al2O3 gate, (b) the Pd Schottky gate, and (c) the 150nm
PECVD SiO2 gate. Straight lines are linear fits to the mea-
sured data in the depletion region.
electric (deposited at 250oC) were fabricated. Figure
4 shows the n vs. VG relation for the three different
gating schemes, in which the carrier densities are deter-
mined by both the quantum oscillations of ρxx and the
low field Hall slopes at 0.3K. As shown in Figure 4a,
the carrier density in the ALD sample can be depleted
from 4.1×1011cm−2 to below 2.5×1011cm−2 as a linear
function of the applied gate voltage. A slope as high as
0.6×1011cm−2/V is extracted in the linear region, even
though the device had not received special surface clean-
ing before the ALD growth or post-growth oxide anneal-
ing as in the standard ALD MOSFET process[10]. Fur-
ther experiments are needed in order to understand the
interface property between the Si and the ALD Al2O3,
and it is expected that devices with improved inter-
faces will bring the capacitance closer to the slope ex-
pected of an ideal parallel-plate capacitor – in this case,
∼2.8×1011cm−2/V. When the device operates in the ac-
cumulation regime with VG > 0V, the data deviate from
the linear n vs. VG relation observed for VG≤0V. This
deviation is probably due to the accumulation of charges
in the Si cap layer. For the Pd Schottky gate (Figure 4b),
a gate leakage current in the order of 100pA is detected
when VG<-0.7V and the density can only be reduced
to about 3.0×1011cm−2. The data shown in Figure 4c
were taken from a similarly fabricated device structure,
where a 150nm PECVD SiO2 layer was deposited as the
gate dielectric instead of 100nm ALD Al2O3. Although
the gate leakage current is negligible and the 2D den-
sity modulation could also be achieved, the gate oxide
shows an inferior characteristic compared to the ALD
Al2O3. First, a gate bias voltage as high as ±20V is
needed to tune the similar density range, presumably due
to the thicker gate oxide, the lower dielectric constant
for SiO2 (ǫSiO2/ǫAl2O3=0.39) and much higher trap den-
sity in bulk SiO2 and at the interface. Second, the n
vs. VG relation is highly nonlinear even in the depletion
side, especially for -10V<VG<0V. A possible origin of
this nonlinearity in gate performance is the traps inside
the PECVD oxide and at the interface, which screens the
electric field from the metallic gate to the 2D plane.
In summary, we have demonstrated a working field-
effect transistor using ALD Al2O3 as gate dielectric on
a Si/SiGe heterostructure. The electron density in the
strained Si quantum well can be tuned linearly and in-
stantaneously by applying a gate voltage. Neither leak-
age current nor hysteresis for up and down gate sweeps
was observed. Similar FET structures using the Schot-
tky barrier or the gate dielectric formed by PECVD SiO2
are also discussed for comparison and the ALD sample
shows the best performance. The experimental technique
described above opens up a way to implement ALD ox-
ide as gate dielectrics on high mobility modulation doped
heterostructures and to explore 2D physics in previously
inaccessible regimes.
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